聯豪科創股份有限公司
聯豪科創股份有限公司
  • Home
  • 設計開發服務(DSGN Srv)
  • 產品介紹(Product info)
  • 專業技術(pro. tech)
  • 加入我們(Join us)
  • 更多
    • Home
    • 設計開發服務(DSGN Srv)
    • 產品介紹(Product info)
    • 專業技術(pro. tech)
    • 加入我們(Join us)
  • Home
  • 設計開發服務(DSGN Srv)
  • 產品介紹(Product info)
  • 專業技術(pro. tech)
  • 加入我們(Join us)

TPS-KU040 High Performance FPGA Platform

    TPS-KU040 High Performance FPGA Platform

    Overview

      

    Features

    Large Capacity & Scalable

    • Up to 530K System logic cells and 21.1Mb of internal memory (Block Ram) .
    • Small form factor. (189 × 171 mm)

    Flexible & Powerful I/Os

    • 308 HP I/O pins through 2 high-speed connectors (CON1~ CON2), HP I/O voltage can be adjusted to 1V,1.2V, 1.35V, 1.5V or 1.8V through runtime software in GUI with 3 status LEDs on-board to indicate I/O voltage.
    • 16 Gigabit transceivers and 11 HP I/O pins through a high-speed connector (CON GTH) can run up to 8 Gbps(GTH), HP I/O voltage can be adjusted to 1V,1.2V, 1.35V, 1.5V or 1.8V through runtime software in GUI with 3 status LEDs on-board to indicate I/O voltage.
    • 102 HR I/O pins through a high-speed connector (CON HR), HR I/O voltage can be adjusted to 1.2V, 1.35V, 1.5V, 1.8V, 2.5V or 3.3V through the runtime software in GUI with 3 status LEDs on-board to indicate I/O voltage.
    • Total I/O Pins = 319 HP I/Os + 102 HR I/Os + 16 GTH .
    • HP I/O Voltage Adjustment range: 0.95V ~ 1.85V, resolution: 50mV.
    • HR I/O Voltage Adjustment range: 1.15V ~ 3.4V, resolution: 50mV (1.15~3V), resolution:100mV(3.1~3.4V).

    Clock Sources Management

    • 4 global clocks to be selected from 
      • 1 programmable clock generator for 4 global clocks. (10-300MHz, 4 different frequencies)
      • Clock frequency can be adjusted through runtime software in GUI.
    • 2 GTH/Ref clocks to be selected from 
      • 1 programmable clock generatorfor 2 GTH reference clocks. (10-300MHz, 2 different frequencies)
      • Clock frequency can be adjusted through runtime software in GUI.

    Power Management

    • 3 Group HP IO Connectors Power Adjustable. (2* HP IO Connectors + others HP IOs for GTH Connectors)
    • Every HP Connector provide adjusted voltage power supply. (Each Current Driver Capacity 10A)
    • 1 HR Connectors for a group provide adjusted voltage power supply. (Total Current Driver Capacity 10A)
    • Independent provide VCC5V power supply for 4 IO Connectors shared. (Total Current Driver Capacity 10A)

    High Performance

    • Equal trace length for I/Os from same I/O connector.
    • Speed Grade (External Loopback, through the Loopback Card)
      • LVDS Component Mode Performance
        • HP IO Connectors
        • LVDS TX DDR 1200 Mbps.
        • LVDS RX DDR 1200 Mbps.
      • HR IO Connectors
        • LVDS TX DDR 1000 Mbps.
        • LVDS RX DDR 1000 Mbps.
      • GTH Transceiver
        • (GTH Connector) 8 Gbps.

    High Reliability

    • Screw-lock design to I/O connectors.
    • Self-Tests – Isolate design issues from board issues conveniently.
    • Monitoring of on-board voltage and current.
    • Automatic shut-down upon detection of over-current, over-voltage.

    Ease-of-Use

    • Auto diagnosis of TPSIC detect loopback card.
    • Multiple FPGA configuration options through JTAG and SPI Flash.

    Copyright © 2025 聯豪科創股份有限公司 — 保留所有權利。

    提供者:

    • Home
    • 設計開發服務(DSGN Srv)
    • 產品介紹(Product info)
    • 專業技術(pro. tech)
    • 加入我們(Join us)