聯豪科創股份有限公司
聯豪科創股份有限公司
  • Home
  • 設計開發服務(DSGN Srv)
  • 產品介紹(Product info)
  • 專業技術(pro. tech)
  • 加入我們(Join us)
  • 更多
    • Home
    • 設計開發服務(DSGN Srv)
    • 產品介紹(Product info)
    • 專業技術(pro. tech)
    • 加入我們(Join us)
  • Home
  • 設計開發服務(DSGN Srv)
  • 產品介紹(Product info)
  • 專業技術(pro. tech)
  • 加入我們(Join us)

TPS-VU29P-HLS High Performance FPGA Platform

    TPS-VU29P-HLS High Performance FPGA Platform

    Overview

      

    System Application

      

    • Gigabit Ethernet
      • Xilinx Vivado Tool Download FPGA Design File. (Include ILA)
      • TPS m-View management system for Self-Test and FPGA Peripheral Setting.
    • USB2.0
      • Xilinx Vivado Tool Download FPGA Design File. (Include ILA)
      • TPS m-View management system for Self-Test and FPGA Peripheral Setting.


    Features

    Large Capacity & Scalable

    • Up to 3780K System logic cells and 454.5Mb of internal memory(Block Ram and Ultra Ram).
    • Small form factor. (340 × 198 mm)

    Flexible & Powerful I/Os

    • 616 HP I/O pins through 4 high-speed connectors (CON1~ CON 4). HP I/O voltage can be adjusted to 1V,1.2V, 1.35V, 1.5V or 1.8V through runtime software in GUI or change Configuration file in SD Card to indicate I/O voltage.
    • 16 Gigabit transceivers and 11 HP I/O pins through a high-speed connector (CON GTY) can run up to 16Gbps, HP I/O voltage can be adjusted to 1V,1.2V, 1.35V, 1.5V or 1.8V through runtime software in GUI or change Configuration file in SD Card to indicate I/O voltage.
    • 8 Gigabit transceivers and 11 HP I/O pins through a high-speed connector(CON GTM) can run up to 28Gbps(PAM4/GTM), HP I/O voltage can be adjusted to 1V,1.2V, 1.35V, 1.5V or 1.8V through runtime software in GUI or change Configuration file in SD Card to indicate I/O voltage.
    • 8 Gigabit transceivers and 14 HP I/O pins through 2 QSFP56 connectors can run up to 56Gbps (PAM4/GTM),HP I/O voltage can be adjusted to 1V,1.2V, 1.35V, 1.5V or 1.8V through runtime software in GUI or change Configuration file in SD Card to indicate I/O voltage.
    • Total I/O Pins = 652 HP I/Os + 16 GTY + 16GTM (PAM4).
    • HP I/O Voltage Adjustment range: 1V ~ 1.85V, resolution: 50mV

    Clock Sources Management

    • 5 global clocks to be selected from 
      • 2 programmable clock generator for 5 global clocks. (10-650MHz, 5 different frequencies)
      • Clock frequency can be adjusted through runtime software in GUI or change Configuration file in SD Card.
    • 2 GTY/Ref clocks to be selected from 
      • 1 programmable clock generatorfor 2 GTY reference clocks. (10-650MHz, 2 different frequencies)
      • Clock frequency can be adjusted through runtime software in GUI or change Configuration file in SD Card.
    • 4 GTM/Ref clocks to be selected from 
      • 2 programmable clock generatorfor 4 GTM reference clocks. 
      • 4 different frequencies , 8 frequencies can be selected. (10MHz/25MHz/33.33MHz/50MHz/100MHz/125MHz/156.25MHz/166.67MHz/250MHz/312.5MHz/500MHz/625MHz)
      • Clock frequency can be adjusted through runtime software in GUI or change Configuration file in SD Card.

    Power Management

    • 5 Group HP IO Connectors Power Adjustable. (4* HP IO Connectors + others HP IOs for GTY/GTM/QSFP56 Connectors)
    • Every HP Connector provide adjusted voltage power supply. (Each Current Driver Capacity 10A)
    • Independent provide VCC5V power supply for 5 IO Connectors shared. (Total Current Driver Capacity 20A)

    High Performance

    • Up to 150W of power for an FPGA.
    • Equal trace length for I/Os from same I/O connector.
    • Speed Grade (External Loopback, through the Loopback Card)
      • LVDS Component Mode Performance
        • HP IO Connectors
        • LVDS TX DDR 1200 Mbps.
        • LVDS RX DDR 1200 Mbps.
      • GTY Transceiver
        • GTY Connector 16 Gbps.
      • GTM Transceiver
        • QSFP56 Connector 56Gbps(PAM4.)
        • GTM Connector 28 Gbps(PAM4).

    High Reliability

    • Screw-lock design to I/O connectors.
    • Self-Tests – Isolate design issues from board issues conveniently with a software GUI.(TPS m-View management system)
    • Monitoring of on-board voltage, current and temperature with a software GUI.(TPS m-View management system)
    • Automatic shut-down upon detection of over-current, over-voltage or over-temperature.

    Ease-of-Use

    • Auto diagnosis of TPSIC detect loopback card.
    • Multiple FPGA configuration options through Ethernet port, USB port, JTAG and micro SD card.
    • Support VU29P FPGA 4 input/4 output GPIO for GUI Control.
    • Virtual SWs for simple tasks such as changing a setting or indicating a condition .

    Copyright © 2025 聯豪科創股份有限公司 — 保留所有權利。

    提供者:

    • Home
    • 設計開發服務(DSGN Srv)
    • 產品介紹(Product info)
    • 專業技術(pro. tech)
    • 加入我們(Join us)